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Abstract. The investigation of the foundational aspects of linguistic
mechanisms for programming long running transactions (such as the
scope operator of WS-BPEL) has recently renewed the interest in pro-
cess algebraic operators that interrupt the execution of one process, re-
placing it with another one called the compensation. We investigate the
expressive power of two of such operators, the interrupt operator of CSP
and the try-catch operator for exception handling. We consider two non
Turing powerful fragments of CCS (without restriction and relabeling,
but with either replication or recursion). We show that the addition of
such operators strictly increases the expressive power of the calculi. The
calculi with replication and either interrupt or try-catch turn out to be
weakly Turing powerful (Turing Machines can be encoded but only non-
deterministically). The calculus with recursion is weakly Turing powerful
when extended with interrupt, but it is Turing complete (Turing Machine
can be modeled deterministically) when extended with try-catch.
1 Introduction
The investigation of the foundational aspects of the so-called service composition
languages (see, e.g., WS-BPEL [OAS03] and WS-CDL [W3C04]) has recently at-
tracted the attention of the concurrency theory community. In particular, one of
the main novelties of such languages is concerned with primitives for program-
ming long running transactions. These primitives permit, on the one hand, to
interrupt processes when some unexpected failure occur and, on the other hand,
to activate alternative processes responsible to compensate those activities that,
even if completed, must be undone due to the failure of other related activities.
Several recent papers propose process calculi that include operators for pro-
cess interruption and compensation. Just to mention a few, we recall StAC [BF04],
cJoin [BMM04], cCSP [BHF03], t [BLZ03], SAGAS [BMM05], web-pi [LZ05],
ORC [MC07], SCC [BB+06], COWS [LPT07], and the Conversation Calcu-
lus [VCS08]. This huge amount of calculi, including process interruption and
compensation as rst-class operators, is the pragmatic proof that traditional
? Research partially funded by EU Integrated Project Sensoria, contract n. 016004.basic process calculi (that do not include neither process interruption nor com-
pensation) are not completely adequate when one wants to perform a formal
investigation of long running transactions, or of fault and compensation han-
dling in languages for service composition.
The aim of this paper is to formally investigate the expressiveness boundary
between traditional process calculi and the mechanisms for process interruption
and compensation. Instead of performing our investigation on yet another new
calculus, we consider standard CCS [Mil89] extended with process interruption
and compensation operators taken from the tradition of either process alge-
bras or programming languages. Namely, we consider the interrupt operator of
CSP [Hoa85] and the try-catch operator for exception handling from languages
such as C++ or Java. The interrupt operator P4Q executes P until Q executes
its rst action; when Q starts executing, the process P is denitely interrupted.
The try-catch operator tryP catchQ executes P, but if P performs a throw
action it is denitely interrupted and Q is executed instead.
We have found these operators particularly useful because, even if very
simple, they are expressive enough to model the typical operators for pro-
gramming long running transactions. For instance, we can consider an operator
scopex(P;F;C) corresponding to a simplied version of the scope construct of
WS-BPEL. The meaning of this operator is as follows. The main activity P is
executed. In case a fault is raised by P, its execution is interrupted and the fault
handler F is activated. If the main activity P completes, but an outer scope fails
and calls for the compensation of the scope x, the compensation handler C is
executed.
If we assume that the main activity P communicates internal failure with
the action throw1 and completion with end, and the request for compensation
corresponds with the action x, we can model the behaviour of scopex(P;F;C)
with both the interrupt:
P4(f:F) j throw:f j end:x:C
and the try-catch operator:
tryPcatchF j end:x:C
where the vertical bar means parallel composition.
Even if the two considered operators are apparently very similar, we prove an
important expressiveness gap between them. More precisely, we consider two non
Turing complete fragments of CCS, that we call CCS! and CCSrec, correspond-
ing to CCS without restriction and relabeling, but with replication or recursion,
respectively. We have chosen these two language because, even if not Turing com-
plete, they are expressive enough to model communicating processes (performing
input and output operations as in standard service communication) with an in-
nite behaviour described by means of the two traditional operators of process
1 We use the typical notation of process calculi: an overlined action (e.g. a) is comple-
mentary with the corresponding non-overlined one (e.g. action a), and complemen-
tary actions allows parallel processes to synchronize.algebras: recursion as in CCS [Mil89] or replication as in -calculus [MPW92].
We extend these calculi with either the interrupt operator (obtaining the cal-
culi that we call CCS
4
! and CCS4
rec, respectively) or the try-catch operator
(obtaining CCStc
! and CCStc
rec, respectively). We prove that the four obtained
extensions are strictly more expressive than the two original basic calculi. The
two extensions CCS
4
! and CCStc
! of the calculus with replication, as well as
the calculus CCS4
rec with recursion and interrupt, are weakly Turing powerful.
By weakly Turing powerful, we mean that Turing Machines can be modeled but
only in a nondeterministic manner, i.e., a Turing Machine terminates if and only
if the corresponding modeling in the calculus has a terminating computation.
On the other hand, the calculus CCStc
rec with recursion and try-catch is Turing
complete as it permits also the deterministic modeling of Turing Machines.
In order to prove these results we investigate the decidability of convergence
and termination in the considered calculi. By convergence we mean the existence
of at least one terminating computation, by termination we mean that all com-
putations terminate. For the weakly Turing powerful calculi, we rst prove that
convergence is undecidable showing the existence of a nondeterministic modeling
of Random Access Machines (RAMs) [Min67], a well known register based Tur-
ing complete formalism. Then, we prove that termination is decidable resorting
to the theory of well structured transition systems [FS01]. The decidability of
termination proves the impossibility to model deterministically any Turing pow-
erful formalism. On the other hand, for the Turing complete calculi we present
a deterministic modeling of RAMs.
The most signicant technical contribution of this paper concerns the proof
of decidability of termination in CCS4
rec. This because, while proving decidabil-
ity of termination in CCStc
! is done by resorting to the approach in [BGZ03],
proving termination in CCS4
rec requires introducing an order over terms with an
unbounded nesting depth of the interrupt operators. For this reason we need to
resort to a completely dierent technique which is based on devising a particu-
lar transformation of terms into trees (of unbounded depth) and considering an
ordering on such trees. The particular transformation devised must be \tuned"
in such a way that the ordering obtained is: from the one hand a well quasi
ordering (and to prove this we exploit the Kruskal Tree theorem [Kru60]), from
the other hand strongly compatible with the operational semantics. Obtaining
and proving the latter result is particularly intricate and it also requires us to
slightly modify the operational semantics of the interruption operator in a ter-
mination preserving way and to technically introduce dierent kinds of trees on
subterms and contexts in order to interpret transitions on trees.
The paper is structured as follows. In Section 2 we dene the considered
calculi. In Section 3 we show the undecidability of convergence in CCS
4
! and
CCStc
! (hence the same trivially holds also in CCS4
rec and CCStc
rec). In Section
4 we show the undecidability of termination in CCStc
rec. Section 5 is dedicated
to showing decidability of termination for CCStc
! and CCS4
rec (hence the same
trivially holds also for CCS
4
! ). In Section 6 we draw some conclusive remarks.
Due to space limitation the proofs are omitted, the details are available in [BZ08].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Table 1. The transition system for nite core CCS (symmetric rules of PAR and SUM
omitted).
2 The Calculi
We start considering the fragment of CCS [Mil89] without recursion, restriction,
and relabeling (that we call nite core CCS or simply nite CCS). After we
present the two innite extensions with either replication or recursion, the new
interrupt operator, and nally the try-catch operator.
Denition 1. (nite core CCS) Let Name, ranged over by x, y, :::, be a
denumerable set of channel names. The class of nite core CCS processes is
described by the following grammar:
P ::= 0 j :P j P + P j PjP  ::=  j x j x
The term 0 denotes the empty process while the term :P has the ability to
perform the action  (which is either the unobservable  action or a synchro-
nization on a channel x) and then behaves like P. Two forms of synchronization
are available, the output x or the input x. The sum construct + is used to make
a choice among the summands while parallel composition j is used to run parallel
programs. We denote the process :0 simply with .
For input and output actions , i.e.  6= , we write  for the complementary
of ; that is, if  = x then  = x, if  = x then  = x. The channel names that
occur in P are denoted with n(P). The names in a label , written n() is the
set of names in , i.e. the empty set if  =  or the singleton fxg if  is either
x or x.
Table 1 contains the set of the transition rules for nite core CCS.
Denition 2. (CCS!) The class of CCS! processes is dened by adding the
production P ::= !:P to the grammar of Denition 1.
The transition rule for replication is
!:P
  ! Pj!:P
We consider a guarded version of replication in which the replicated process is
in prex form. We make this simplication in order to have a nitely branching
transition system, that allows us to apply directly the theory of well structuredtransition system in order to prove the decidability of termination. Neverthe-
less, the proof discussed in Section 5 can be extended also to general replication
exploiting an auxiliary transition system which is nitely branching and termi-
nation equivalent to the initial transition system. This transition system can be
obtained using standard techniques (see, e.g., [BGZ03,BGZ08]).
Denition 3. (CCSrec) We assume a denumerable set of process variables,
ranged over by X. The class of CCSrec processes is dened by adding the pro-
ductions P ::= X j recX:P to the grammar of Denition 1. In the process
recX:P, recX is a binder for the process variable X and P is the scope of the
binder. We consider (weakly) guarded recursion, i.e., in the process recX:P each
occurrence of X (which is free in P) occurs inside a subprocess of the form :Q.
The transition rule for recursion is
PfrecX:P=Xg
  ! P0
recX:P
  ! P0
where PfrecX:P=Xg denotes the process obtained by substituting recX:P for
each free occurrence of X in P, i.e. each occurrence of X which is not inside the
scope of a binder recX. Note that CCS! is equivalent to a fragment of CCSrec. In
fact, the replication operator !:P of CCS! is equivalent to the recursive process
recX:
 
:(PjX)

.
We now introduce the extensions with the new process interruption operator.
Denition 4. (CCS
4
! and CCS4
rec) The class of CCS
4
! and CCS4
rec processes
is dened by adding the production P ::= P4P to the grammars of Denition 2
and Denition 3, respectively.
The transition rules for the interrupt operator are
P
  ! P0
P4Q
  ! P04Q
Q
  ! Q0
P4Q
  ! Q0
We complete the list of denitions of the considered calculi presenting the
extensions with the new try-catch operator.
Denition 5. (CCStc
! and CCStc
rec) The class of CCStc
! and CCStc
rec processes
is dened by adding the productions P ::= tryP catchP and  ::= throw
to the grammars of Denition 2 and Denition 3, respectively. The new action
throw is used to model the raising of an exception.
The transition rules for the try-catch operator are
P
  ! P0  6= throw
tryP catchQ
  ! tryP0 catchQ
P
throw  ! P0
tryP catchQ
  ! QWe use
Q
i2I Pi to denote the parallel composition of the indexed processes
Pi, while we use
Q
n P to denote the parallel composition of n instances of the
process P (if n = 0 then
Q
n P denotes the empty process 0).
In the following we will consider only closed processes, i.e. processes without
free occurrences of process variables. Given a closed process Q, its internal runs
Q  ! Q1  ! Q2  ! ::: are given by its reduction steps, (denoted with  !),
i.e. by those transitions  ! that the process can perform in isolation, indepen-
dently of the context. The internal transitions  ! correspond to the transitions
labeled with , i.e. P  ! P0 i P
  ! P0: We denote with  !+ the transitive
closure of  !, while  ! is the reexive and transitive closure of  !.
A process Q is dead if there exists no Q0 such that Q  ! Q0. We say that
a process P converges if there exists P0 s.t. P  ! P0 and P0 is dead. We say
that P terminates if all its internal runs terminate, i.e. the process P cannot
give rise to an innite computation: formally, P terminates i there exists no
family fPigi2I N, s.t. P0 = P and Pj  ! Pj+1 for any j. Observe that process
termination implies process convergence while the vice versa does not hold.
3 Undecidability of Convergence in CCS
4
! and CCStc
!
We prove that CCS
4
! and CCStc
! are powerful enough to model, at least in a
nondeterministic way, any Random Access Machine [SS63] (RAM), a well known
register based Turing powerful formalism.
A RAM (denoted in the following with R) is a computational model composed
of a nite set of registers r1;:::;rn, that can hold arbitrary large natural num-
bers, and by a program composed by indexed instructions (1 : I1);:::;(m : Im),
that is a sequence of simple numbered instructions, like arithmetical operations
(on the contents of registers) or conditional jumps. An internal state of a RAM
is given by (i;c1;:::;cn) where i is the program counter indicating the next
instruction to be executed, and c1;:::;cn are the current contents of the regis-
ters r1;:::;rn, respectively. Given a conguration (i;c1;:::;cn), its computation
proceeds by executing the instructions in sequence, unless a jump instruction is
encountered. The execution stops when an instruction number higher than the
length of the program is reached. Note that the computation of the RAM pro-
ceeds deterministically (it does not exhibit non-deterministic behaviors).
Without loss of generality, we assume that the registers contain the value 0
at the beginning and at the end of the computation. In other words, the initial
conguration is (1;0;:::;0) and, if the RAM terminates, the nal conguration
is (i;0;:::;0) with i > m (i.e. the instruction Ii is undened). More formally,
we indicate by (i;c1;:::;cn) !R (i0;c0
1;:::;c0
n) the fact that the conguration
of the RAM R changes from (i;c1;:::;cn) to (i0;c0
1;:::;c0
n) after the execution
of the i-th instruction (!
R is the reexive and transitive closure of !R).
In [Min67] it is shown that the following two instructions are sucient to
model every recursive function:
{ (i : Succ(rj)): adds 1 to the contents of register rj;{ (i : DecJump(rj;s)): if the contents of register rj is not zero, then decreases
it by 1 and go to the next instruction, otherwise jumps to instruction s.
Our encoding is nondeterministic because it introduces computations which do
not follow the expected behavior of the modeled RAM. However, all these com-
putations are innite. This ensures that, given a RAM, its modeling has a ter-
minating computation if and only if the RAM terminates. This proves that
convergence is undecidable.
In this section and in the next one devoted to the proof of the undecidability
results, we reason up to a structural congruence  in order to rearrange the
order of parallel composed processes and to abstract away from the terminated
processes 0. We dene  as the least congruence relation satisfying the usual
axioms PjQ  QjP, Pj(QjR)  (PjQ)jR, and Pj0  P.
Let R be a RAM with registers r1;:::;rn, and instructions (1 : I1);:::;(m :
Im). We model separately registers and instructions.
The program counter is modeled with a message pi indicating that the i-th
instruction is the next to be executed. For each 1  i  m, we model the i-th
instruction (i : Ii) of R with a process which is guarded by an input operation
pi. Once activated, the instruction performs its operation on the registers and
then updates the program counter by producing pi+1 (or ps in case of jump).
Formally, for any 1  i  m, the instruction (i : Ii) is modeled by [[(i : Ii)]]
which is a shorthand notation for the following processes:
[[(i : Ii)]] : !pi:(incj:loop j pi+1) if Ii = Succ(rj)
[[(i : Ii)]] : !pi:
 
:(loop j decj:loop:loop:pi+1) +
:zeroj:ack:ps

if Ii = DecJump(rj;s)
It is worth noting that every time an increment operation is performed, a process
loop is spawned. This process will be removed by a corresponding decrement
operation. The modeling of the DecJump(rj;s) instruction internally decides
whether to decrement or to test for zero the register.
In case of decrement, if the register is empty the instruction deadlocks be-
cause the register cannot be actually decremented. Nevertheless, before trying
to decrement the register a process loop is generated. As we will discuss in the
following, the presence of this process prevents the encoding from converging.
If the decrement operation is actually executed, two instances of process loop
are removed, one instance corresponding to the one produced before the execu-
tion of the decrement, and one instance corresponding to a previous increment
operation.
In case of test for zero, the corresponding register will have to be modied as
we will discuss below. As this modication on the register requires the execution
of several actions, the instruction waits for an acknowledgment before producing
the new program counter ps.
We now show how to model the registers using either the interruption or
the try-catch operators. In both cases we exploit the following idea. Every time
the register rj is incremented, a decj process is spawned which permits thesubsequent execution of a corresponding decrement operation. In case of test for
zero on the register rj, we will exploit either the interruption or the try-catch
operators in order to remove all the active processes decj, thus resetting the
register. If the register is not empty when it is reset, the computation of the
encoding does not reproduce the RAM computation any longer. Nevertheless,
such \wrong" computation surely does not terminate, thus we can conclude that
we faithfully model at least the terminating computations. Divergence in case
of \wrong" reset is guaranteed by the fact that if the register is not empty,
k instances of decj processes are removed with k > 0, and k instances of the
process loop (previously produced by the corresponding k increment operations)
will never be removed.
As discussed above, the presence of loop processes prevents the encoding
from converging. This is guaranteed by considering, e.g., the following divergent
process
LOOP : loop:(l j !l:l)
Formally, we model each register rj, when it contains cj, with one of the
following processes denoted with [[rj = cj]]4 and [[rj = cj]]tc:
[[rj = cj]]4 :
 
!incj:decj j
Q
cj decj

4
 
zeroj:nrj:ack

[[rj = cj]]tc : try
 
!incj:decj j
Q
cj decj j zeroj:throw

catch
 
nrj:ack

It is worth observing that, when a test for zero is performed on the register rj,
an output operation nrj is executed before sending the acknowledgment to the
corresponding instruction. This action is used to activate a new instance of the
process [[rj = 0]], as the process modeling the register rj is removed by the execu-
tion of either the interruption or the try-catch operators. The activation of new
instances of the process modeling the registers is obtained simply considering,
for each register rj, (one of) the two following processes
!nrj:[[rj = 0]]4 !nrj:[[rj = 0]]tc
We are now able to dene formally our encoding of RAMs as well as its
properties.
Denition 6. Let R be a RAM with program instructions (1 : I1);:::;(m : Im)
and registers r1;:::;rn. Let also   be either 4 or tc. Given the conguration
(i;c1;:::;cn) of R we dene
[[(i;c1;:::;cn)]] 
R =
pi j [[(1 : I1)]] j:::j [[(m : Im)]] j
Q
Pn
j=1 cj loop j LOOP j
[[r1 = c1]]  j:::j [[rn = cn]]  j !nr1:[[r1 = 0]]  j:::j !nrn:[[rn = 0]] 
the encoding of the RAM R in either CCS
4
! or CCStc
! (taking   = 4 or
  = tc, respectively). The processes [[(i : Ii)]], LOOP, and [[rj = cj]]  are as
dened above.The following proposition states that every step of computation of a RAM can
be mimicked by the corresponding encoding. On the other hand, the encoding
could introduce additional computations. The proposition also states that all
these added computations are innite.
Proposition 1. Let R be a RAM with program instructions (1 : I1);:::;(m :
Im) and registers r1;:::;rn. Let also   be either 4 or tc. Given a conguration
(i;c1;:::;cn) of R, we have that, if i > m and cj = 0 for each 1  j  n, then
[[(i;c1;:::;cn)]] 
R is a dead process, otherwise:
1. if (i;c1;:::;cn) !R (i0;c0
1;:::;c0
n) then we have [[(i;c1;:::;cn)]] 
R !+ [[(i0;c0
1;
:::;c0
n)]] 
R
2. if [[(i;c1;:::;cn)]] 
R  ! Q1  ! Q2  !   ! Ql is a, possibly zero-length,
internal run of [[(i;c1;:::;cn)]] 
R then one of the following holds:
{ there exists k, with 1  k  l, such that Qk  [[(i0;c0
1;:::;c0
n)]] 
R, with
(i;c1;:::;cn) !R (i0;c0
1;:::;c0
n);
{ Ql  !+ [[(i0;c0
1;:::;c0
n)]] 
R, with (i;c1;:::;cn) !R (i0;c0
1;:::;c0
n);
{ Ql does not converge.
Corollary 1. Let R be a RAM. We have that the RAM R terminates if and
only if [[(1;0;:::;0)]] 
R converges (for both   = 4 and   = tc).
This proves that convergence is undecidable in both CCS
4
! and CCStc
! . As
replication is a particular case of recursion, we have that the same undecidability
result holds also for CCS4
rec and CCStc
rec.
4 Undecidability of Termination in CCStc
rec
In this section we prove that also termination is undecidable in CCStc
rec. This
result follows from the existence of a deterministic encoding of RAMs satisfying
the following stronger soundness property: a RAM terminates if and only if the
corresponding encoding terminates.
The basic idea of the new modeling is to represent the number cj, stored in
the register rj, with a process composed of cj nested try-catch operators. This
approach can be adopted in CCStc
rec because standard recursion admits recursion
in depth, while it was not applicable in CCStc
! because replication supports only
recursion in width. By recursion in width we mean that the recursively dened
term can expand only in parallel as, for instance, in recX:(PjX) (correspond-
ing to the replicated process !P) where the variable X is an operand of the
parallel composition operator. By recursion in depth, we mean that the recur-
sively dened term expands also under other operators such as, for instance, in
recX:(try(PjX)catchQ) (corresponding to an unbounded nesting of try-catch
operators).
Let R be a RAM with registers r1;:::;rn, and instructions (1 : I1);:::;(m :
Im). We start presenting the modeling of the instructions which is similar to the
encoding presented in the previous section. Note that here the assumption onregisters to all have value 0 in a terminating conguration is not needed. We
encode each instruction (i : Ii) with the process [[(i : Ii)]], which is a shorthand
for the following process
[[(i : Ii)]] : recX:pi:incj:pi+1:X if Ii = Succ(rj)
[[(i : Ii)]] : recX:pi:( zeroj:ps:X + decj:ack:pi+1:X ) if Ii = DecJump(rj;s)
As in the previous section, the program counter is modeled by the process pi
which indicates that the next instruction to execute is (i : Ii). The process
[[(i : Ii)]] simply consumes the program counter process, then updates the reg-
isters (resp. performs a test for zero), and nally produces the new program
counter process pi+1 (resp. ps). Notice that in the case of a decrement opera-
tion, the instruction process waits for an acknowledgment before producing the
new program counter process. This is necessary because the register decrement
requires the execution of several operations.
The register rj, that we assume initially empty, is modeled by the process
[[rj = 0]] which is a shorthand for the following process (to simplify the notation
we use also the shorthand Rj dened below)
[[rj = 0]] : recX:
 
zeroj:X + incj:tryRj catch(ack:X)

Rj : recY:
 
decj:throw + incj:tryY catch(ack:Y )

The process [[rj = 0]] is able to react either to test for zero requests or increment
operations. In the case of increment requests, a try-catch operator is activated.
Inside this operator a recursive process is installed which reacts to either incre-
ment or decrement requests. In the case of an increment, an additional try-catch
operator is activated (thus increasing the number of nested try-catch). In the case
of a decrement, a failure is raised which removes the active try-catch operator
(thus decreasing the number of nested try-catch) and emits the acknowledgment
required by the instruction process. When the register returns to be empty, the
outer recursion reactivates the initial behavior.
Formally, we have that the register rj with contents cj > 0 is modeled by the
following process composed of the nesting of cj try-catch operators
[[rj = cj]] : try  
try  

tryRj catch(ack:Rj)


catch(ack:Rj)

catch(ack:[[rj = 0]])
where Rj is as dened above. We are now able to dene formally the encoding
of RAMs in CCStc
rec.
Denition 7. Let R be a RAM with program instructions (1 : I1);:::;(m : Im)
and registers r1;:::;rn. Given the conguration (i;c1;:::;cn) we dene with
[[(i;c1;:::;cn)]]R = pi j [[(1 : I1)]] j:::j [[(m : Im)]] j [[r1 = c1]] j:::j [[rn = cn]]the encoding of the RAM R in CCStc
rec.
The new encoding faithfully reproduces the behavior of a RAM as stated by
the following proposition. In the following Proposition we use the notion of
deterministic internal run dened as follows: an internal run P0  ! P1  !
:::  ! Pl is deterministic if for every process Pi, with i < l, Pi+1 is the unique
process Q such that Pi  ! Q.
Proposition 2. Let R be a RAM with program instructions (1 : I1);:::;(m :
Im) and registers r1;:::;rn. Given a conguration (i;c1;:::;cn) of R, we have
that, if i > m then [[(i;c1;:::;cn)]]R is a dead process, otherwise:
1. if (i;c1;:::;cn) !R (i0;c0
1;:::;c0
n) then we have [[(i;c1;:::;cn)]]R !+ [[(i0;c0
1;
:::;c0
n)]]R
2. there exists a non-zero length deterministic internal run [[(i;c1;:::;cn)]] 
R
 ! Q1  ! Q2  !   ! [[(i0;c0
1;:::;c0
n)]] 
R such that (i;c1;:::;cn) !R
(i0;c0
1;:::;c0
n).
Corollary 2. Let R be a RAM. We have that the RAM R terminates if and
only if [[(1;0;:::;0)]]R terminates.
This proves that termination is undecidable in CCStc
rec.
5 Decidability of Termination in CCStc
! and CCS4
rec
In the RAM encoding presented in the previous section natural numbers are
represented by chains of nested try-catch operators, that are constructed by
exploiting recursion. In this section we prove that both recursion and try-catch
are strictly necessary. In fact, if we consider replication instead of recursion or
the interrupt operator instead of the try-catch operator, termination turns out
to be decidable.
These results are based on the theory of well-structured transition systems
[FS01]. We start recalling some basic denitions and results concerning well-
structured transition systems, that will be used in the following.
A quasi-ordering, also known as pre-order, is a reexive and transitive rela-
tion.
Denition 8. A well-quasi-ordering (wqo) is a quasi-ordering  over a set S
such that, for any innite sequence s0;s1;s2;::: in S, there exist indexes i < j
such that si  sj.
Transition systems can be formally dened as follows.
Denition 9. A transition system is a structure TS = (S;!), where S is a set
of states and ! S  S is a set of transitions. We write Succ(s) to denote the
set fs0 2 S j s ! s0g of immediate successors of S. TS is nitely branching if
all Succ(s) are nite.Well-structured transition system, dened as follows, provide the key tool to
decide properties of computations.
Denition 10. A well-structured transition system with strong compatibility
is a transition system TS = (S;!), equipped with a quasi-ordering  on S, such
that the two following conditions hold:
1. well-quasi-ordering:  is a well-quasi-ordering, and
2. strong compatibility:  is (upward) compatible with !, i.e., for all s1 
t1 and all transitions s1 ! s2, there exists a state t2 such that t1 ! t2 and
s2  t2.
In the following we use the notation (S;!;) for transition systems equipped
with a quasi-ordering .
The following theorem (a special case of a result in [FS01]) will be used to
obtain our decidability results.
Theorem 1. Let (S;!;) be a nitely branching, well-structured transition
system with strong compatibility, decidable  and computable Succ. The exis-
tence of an innite computation starting from a state s 2 S is decidable.
The proof of decidability of termination in CCS4
rec is not done on the origi-
nal transition system, but on a termination equivalent one. The new transition
system does not eliminate interrupt operators during the computation; in this
way, the nesting of interrupt operators can only grow and do not shrink. As we
will see, this transformation will be needed for proving that the ordering that
we consider on processes is strongly compatible with the operational seman-
tics. Formally, we dene the new transition system
 7 ! for CCS4
rec considering
the transition rules of Denition 3 (where
 7 ! is substituted for
  !) plus the
following rules
P
 7 ! P0
P4Q
 7 ! P04Q
Q
 7 ! Q0
P4Q
 7 ! Q040
Notice that the rst of the above rules is as in Denition 4, while the second one
is dierent because it does not remove the 4 operator.
As done for the standard transition system, we assume that the reductions
7 ! of the new semantics corresponds to the {labeled transitions
 7 !. Also
for the new semantics, we say that a process P terminates if and only if all
its computations are nite, i.e. it cannot give rise to an innite sequence of
reductions 7 !.
Proposition 3. Let P 2 CCS4
rec. Then P terminates according to the seman-
tics  ! i P terminates according to the new semantics 7 !.
We now separate in two subsections the proofs of decidability of termination
in CCStc
! and in CCS4
rec.5.1 Termination is decidable in (CCStc
! ; !)
The proof for CCStc
! is just a rephrasal of the proof of decidability of termination
in CCS without relabeling and with replication instead of recursion reported
in [BGZ08].
We dene for (CCStc
! ; !) a quasi-ordering on processes which turns out to
be a well-quasi-ordering compatible with  !. Thus, exploiting Theorem 1 we
show that termination is decidable.
Denition 11. Let P 2 CCStc
! . With Deriv(P) we denote the set of processes
reachable from P with a sequence of reduction steps:
Deriv(P) = fQ j P  ! Qg
To dene the wqo on processes we need the following structural congruence.
Denition 12. We dene  as the least congruence relation satisfying the fol-
lowing axioms: PjQ  QjP Pj(QjR)  (PjQ)jR Pj0  P
Now we are ready to dene the quasi-ordering on processes:
Denition 13. Let P;Q 2 CCStc
! . We write P  Q i there exist n, P0, R,
P1;:::;Pn, Q1;:::;Qn, S1;:::;Sn such that P  P0j
Qn
i=1 tryPi catchSi,
Q  P0jRj
Qn
i=1 tryQi catchSi, and Pi  Qi for i = 1;:::;n.
Theorem 2. Let P 2 CCStc
! . Then the transition system (Deriv(P); !;) is
a nitely branching well-structured transition system with strong compatibility,
decidable  and computable Succ.
Corollary 3. Let P 2 CCStc
! . The termination of process P is decidable.
5.2 Termination is decidable in (CCS4
rec;7 !)
According to the ordering dened in Denition 13, we have that P  Q if Q
has the same structure of nesting of try-catch operators and it is such that in
each point of this nesting Q contains at least the same processes (plus some
other processes in parallel). This is a well-quasi-ordering in the calculus with
replication because, given P, it is possible to compute an upper bound to the
number of nesting in any process in Deriv(P). In the calculus with recursion
this upper bound does not exist as recursion permits to generate nesting of
unbounded depth (this e.g. is used in the deterministic RAM modeling of Section
4). For this reason, we need to move to a dierent ordering inspired by the
ordering on trees used by Kruskal in [Kru60]. This allows us to use the Kruskal
Tree theorem that states that the trees dened on a well quasi ordering is a well
quasi ordering.
The remainder of this section is devoted to the denition of how to associate
trees to processes of CCS4
rec, and how to extract from these trees an ordering
for (CCS4
rec;7 !) which turns out to be a wqo.We take E to be the set of (open) terms of CCS4
rec and P to be the set of
CCS4
rec processes, i.e. closed terms. Pseq is the subset of P of terms P such that
either P = 0 or P = :P1 or P = P1 +P2 or P = recX:P1, with P1;P2 2 E. Let
Pint = fP4Q j P;Q 2 Pg.
Given a set E, we denote with E the set of nite sequences of elements in
E. We use \;" as a separator for elements of a set E when denoting a sequence
w 2 E,  to denote the empty sequence and len(w) to denote the length of a
sequence w. Finally, we use wi do denote the i   th element in the sequence w
(starting from 1) and e 2 w to stand for e 2 fwi j 1  i  len(w)g.
Denition 14. Let P 2 P. We dene the attened parallel components of P,
FPAR(P), as the sequence over Pseq [ Pint given by
FPAR(P1jP2) = FPAR(P1);FPAR(P2)
FPAR(P) = P if P 2 Pseq [ Pint
Given a sequence w 2 E we dene the sequence w0 2 E0 obtained by
ltering w with respect to E0  E as follows. For 1  i  len(k), w0
i = wki,
where k 2 f1;:::;len(w)g is such that k is strictly increasing, i.e. j0 > j implies
kj0 > kj, and, for all h, wh 2 E0 if and only if h 2 k. In the following we call
FINT(P) the sequence obtained by ltering FPAR(P) with respect to Pint and
FSEQ(P) the sequence obtained by ltering FPAR(P) with respect to Pseq.
In the following we map processes into ordered trees (with both a left to right
ordering of children at every node and the usual son to father ordering).
Denition 15. A tree t over a set E is a partial function from I N
 to E such
that dom(t) is nite, is closed with respect to sequence prexing and is such that
~ n;m 2 dom(t) and m0  m, with m0 2 I N, implies ~ n;m0 2 dom(t).
Example 1. (;l) 2 t denotes that the root of the tree has label l 2 E; (1;2;l) 2 t
denotes that the second son of the rst son of the root of the tree t has label
l 2 E.
Let Print = f4Q j Q 2 Pg be a set representing compensations.
Denition 16. Let P 2 P. We dene the tree of P, TREE(P), as the minimal
tree TREE(P) over P
seq[Print (and minimal auxiliary tree TREE
odd(P0) over
P
seq [ Print, with P0 2 Pint) satisfying
(;FSEQ(P)) 2 TREE(P)
(~ n;l) 2 TREE
odd(FINT(P)i) implies (i;~ n;l) 2 TREE(P)
(;4Q) 2 TREE
odd(P04Q)
(~ n;l) 2 TREE(P0) implies (1;~ n;l) 2 TREE
odd(P04Q)
Example 2. The tree of the process a + bj
 
(recX:(a:Xjc))4Q

jcj((ajc)4S) for
some processes Q and S is f(;a+b;c);(1;4Q);(1;1;recX:(a:Xjc));(2;4S);(2;1
;a;c)g.In the following, we dene the ordering between processes by resorting to
the ordering on trees used in [Kru60] applied to the particular trees obtained
from processes by our transformation procedure. In particular, in order to do
this we introduce the notion of injective function that strictly preserves order
inside trees: a possible formal way to express homeomorphic embedding between
trees, used in the Kruskal's theorem [Kru60], that we take from [Sim85].
Let t be a tree. We take t to be the ancestor pre-order relation inside t,
dened by: ~ n t ~ m i ~ m is a prex ~ n (or ~ m = ~ n). Moreover, we take ^t to be
the minimal common ancestor of a pair of nodes, i.e. ~ n1 ^t ~ n2 = minf~ mj~ n1 t
~ m ^ ~ n2 t ~ mg.
Denition 17. We say that an injective function ' from dom(t) to dom(t0)
strictly preserves order inside trees i for every ~ n; ~ m 2 dom(t) we have:
{ ~ n t ~ m implies '(~ n) t0 '(~ m)
{ '(~ n ^t ~ m) = '(~ n) ^t0 '(~ m)
Denition 18. Let P;Q 2 P. P  Q i there exists an injective function '
from dom(TREE(P)) to dom(TREE(Q)) such that ' strictly preserves order
inside trees and for every ~ n 2 dom('):
{ either there exists R 2 P such that TREE(P)(~ n) = TREE(Q)('(~ n)) = 4R
{ or TREE(P)(~ n);TREE(Q)('(~ n)) 2 P
seq and, if len(TREE(P)(~ n)) > 0,
there exists an injective function f from f1;:::;len(TREE(P)(~ n))g to f1;
:::;len(TREE(Q)('(~ n)))g such that for every i 2 dom(f): TREE(P)(~ n)i =
TREE(Q)('(~ n))f(i).
Notice that  is a quasi-ordering in that it is obviously reexive and it is imme-
diate to verify, taking into account the two conditions for the injective function
in the denition above, that it is transitive.
We redene on the transition system (CCS4
rec;7 !) the function Deriv(P)
that associates to a process the set of its derivatives.
Denition 19. Let P 2 CCS4
rec. With Deriv(P) we denote the set of processes
reachable from P with a sequence of reduction steps:
Deriv(P) = fQ j P 7 ! Qg
We are now ready to state our main result, that can be proved by contem-
poraneously exploiting Higman's Theorem on sequences [Hig52] and Kruskal's
Theorem on trees [Kru60].
Theorem 3. Let P 2 CCS4
rec. Then the transition system (Deriv(P);7 !;)
is a nitely branching well-structured transition system with strong compatibility,
decidable  and computable Succ.
Corollary 4. Let P 2 CCS4
rec. The termination of process P is decidable.
As replication is a particular case of recursion, we have that the same decid-
ability result holds also for CCS
4
! .6 Conclusion and Related Work
Following a recent trend of research devoted to the investigation of the founda-
tional properties of languages for service oriented computing by means of process
calculi including mechanisms for process interruption and compensation (see,
e.g., [BF04,BMM04,BHF03,BLZ03,BMM05,LZ05,MC07,BB+06,LPT07,VCS08]),
we have investigated the expressive power of two basic operators for process in-
terruption and compensation taken from the tradition of either process algebras
or programming languages. Namely, we have considered the interrupt operator
of CSP [Hoa85] and the try-catch construct of languages such as C++ or Java.
We have formalized an expressiveness gap between the traditional input-
output communication primitives of process algebras and the considered oper-
ators. Formally, we have proved that CCS [Mil89] without restriction and rela-
beling, and with replication instead of recursion (which is not Turing complete)
turns out to be weakly Turing powerful when extended with the considered op-
erators. On the other hand, the same fragment of CCS with recursion instead of
replication (which is still non Turing complete) turns out to be weakly Turing
powerful when extended with the interrupt operator, while it is Turing complete
when extended with try-catch.
It is worth to compare the results proved in this paper with similar results
presented in [BGZ03]. In that paper, the interplay between replication/recursion
and restriction is studied: a fragment of CCS with restriction and replication is
proved to be weakly Turing powerful, while the corresponding fragment with
recursion is proved to be Turing complete. This result is similar to what we
have proved about the interplay between replication/recursion and the try-catch
operator. This proves a strong connection between restriction and try-catch, at
least as far as the computational power is concerned. Intuitively, this follows
from the fact that, similarly to restriction, the try-catch operator denes a new
scope for the special throw action which is bound to a specic exception handler.
On the contrary, the interrupt operator does not have the same computational
power. In fact, the calculus with recursion and interrupt is only weakly Turing
powerful. This follows from the fact that this operator does not provide a similar
binding mechanism between the interrupt signals and the interruptible processes.
It is worth to compare our criterion for the evaluation of the expressive power
with the criterion used by Palamidessi in [Pal03] to discriminate the expressive
power of the synchronous and the asynchronous -calculus. Namely, in that pa-
per, it is proved that there exists no modular embedding of the synchronous into
the asynchronous -calculus that preserves any reasonable semantics. When we
prove that termination (resp. convergence) is undecidable in one calculus while
it is not in another one, we also prove that there exists no encoding (thus also
no modular embedding) of the former calculus into the latter that preserves
any semantics sensible to termination (resp. convergence). By semantics sensible
to some property, we mean any semantics that distinguishes one process that
satises the property from one process that does not. If we assume that the
termination of one computation is observable (as done for instance in process
calculi with explicit termination [BBR08]), we have that any reasonable seman-tics (according to the notion of reasonable semantics presented in [Pal03]) is
sensible to both termination and convergence.
We conclude by mentioning the investigation of the expressive power of the
disrupt operator (similar to our interruption operator) done by Baeten and
Bergstra in a technical report [BB00]. In that paper, a dierent notion of ex-
pressive power is considered: a calculus is more expressive than another one if
it generates a larger set of transition systems. We consider a stronger notion of
expressive power: a calculus is more expressive than another one if it supports
a more faithful modeling of Turing complete formalisms.
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